1 H . 264 Encoder Design
نویسندگان
چکیده
H.264 is everywhere. If you have ever downloaded videos to your iPod from the iTunes movie store or ripped a home movie to the latest and greatest MP4 video format, you have taken advantage of H.264 encoding. H.264 is a giant step forward from previous standards because it achieves greater compression, provides a full networking framework, and streamlines the algorithms to achieve similar quality with much simpler mathematics. In addition, it is an ITU-recognized standard, so it is nonproprietary and open to everyone. At this point, storage space and network traffic conditions are still the major bottlenecks in video encoding, so there should be a market for hardware H.264 encoders that can perform compression on video without needing a full-size computer and access to a power outlet. H.264 is well-suited to implementation in hardware because unlike previous standards, which required large numbers of multiplication operations and exponential calculations, virtually all of the calculations in H.264 can be done with adders and shifters. In this project, we will begin the implementation of an H.264 encoder by writing an intraframe prediction system in Bluespec. The major blocks in intraframe prediction are listed below:
منابع مشابه
Design and Implementation of H.264/AVC Encoder Using 3D DCT Architecture
H.264/AVC is a joint project of ITU and MPEG. It provides high quality compression for various services like IP streaming media, SDTV and HDTV broadcast and video on demand etc. Motion estimation, input buffer, summation unit and reference frame section form complex design of H.264/AVC encoder. It is the most advanced video standard. In this paper,H.264/AVC encoder is designed in verilog with b...
متن کاملFpga Design for H.264/avc Encoder
In this paper, we describe an FPGA H.264/AVC encoder architecture performing at real-time. To reduce the critical path length and to increase throughput, the encoder uses a parallel and pipeline architecture and all modules have been optimized with respect the area cost. Our design is described in VHDL and synthesized to Altera Stratix III FPGA. The throughput of the FPGA architecture reaches a...
متن کاملA 4-way parallel CAVLC design for H.264/AVC 4Kx2K 60fps encoder
This paper presents a high performance design for ContextBased Adaptive Variable Length Coding (CAVLC) used in the H.264/ AVC standard. A two-stage encoder is proposed to make the scan and encode stage work simultaneously. The scan engine scans four coefficients at each cycle. Parallel encoder for four “levels” and parallel encoder for four “Run before” are adopted to accelerate the encode engi...
متن کاملISSCC 2007 / SESSION 15 / MULTIMEDIA AND PARALLEL SIGNAL PROCESSORS / 15 . 6 15 . 6 A 7 mW - to - 183 mW Dynamic Quality - Scalable H . 264 Video Encoder Chip
Improving the hardware efficiency of video coding LSI like MPEG-4/H.264 is a recent design trend in implementing multimedia systems aimed at high-throughput design for high definition (HD) video [1] and low-power design for portable video [2]. However, it is difficult to trade-off power consumption and video quality like programmable processors do for power-adaptive applications. Multimedia pro...
متن کامل